Power saving Run Time Reconfigurable Cordic Processor
نویسندگان
چکیده
The CORDIC algorithm provides an efficient method of computing trigonometric functions by rotating a vector through some angle, specified by its coordinates. This rotation is obtained by performing a number of micro rotations through elementary rotation angles, into which the total rotation angle has been decomposed. This paper presents the design and implementation of a runtime reconfigurable CORDIC processor which can be used for various calculations including rectangular to polar and polar to rectangular co-ordinate conversion. Efficient floor planning is done using Xilinx Plan Ahead 14.2 to reduce the area and device utilization.
منابع مشابه
Reconfigurable Design of Pipelined CORDIC Processor for Digital Sine-Cosine
Digital sine and cosine waves have been used in countless applications in the field of vector rotated Digital Signal Processing (DSP). The COordinate Rotation DIgital Computer (CORDIC) algorithm has become very popular due to its simplicity in catering to almost perfect digital sine and cosine waveforms during modulation and demodulation processes in DSP modules. In this paper, we have presente...
متن کاملLow Power Architecture for Wireless Applications: A Survey
Applications such as mobile devices (cellular phones, PDA, consumer electronics) does require both a very powerful processor(s) as well as low power consumption because of the limited power supply on such a device (batteries). Saving power can be achieved on three different levels. Firs, it could be achieved through low power VLSI technology where the transistors consume less power for switchin...
متن کاملSynthesizing FPGA Circuits from Parallel Programs
From silicon to science : the long road to production reconfigurable supercomputing p. 2 The von Neumann syndrome and the CS education dilemma p. 3 Optimal unroll factor for reconfigurable architectures p. 4 Programming reconfigurable decoupled application control accelerator for mobile systems p. 15 DNA physical mapping on a reconfigurable platform p. 27 Hardware BLAST algorithms with multi-se...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملCordic Iterations based Architecture for Low Power and High Quality DCT
Discrete Cosine Transform (DCT) is widely used in image and video compression standards. This paper presents low-power co-ordinate rotation digital computer (CORDIC) based reconfigurable discrete cosine transform (DCT) architecture. All the computations in DCT are not equally important in generating the frequency domain output. Considering the important difference in the DCT co-efficient the nu...
متن کامل